

FIG. 2A







FIG. 2B





GENERAL RANGING PROCESS

FIG. 5A



FROM FIG. 5A ↓




FIG. 5B




FIG. 5C




FIG. 6
DEAD RECKONING RE-SYNC





FIG. 7
PRECURSOR EMBODIMENT






FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15





FIG. 16



PREFERRED TRELLIS ENCODER

FIG. 17




FIG. 18

0000	111	111	
0001	001	111	= 1 - j
0010	001	001	= 1 + j
0011	111	001	= -1 + j
0100	011	111	= 3 - j
0101	001	011	= 1 + 3*j
0110	101	001	= -3 + j
0111	111	101	= -1 - 3*j
1000	011	011	= +3 + 3*j
1001	101	011	= -3 + 3*j
1010	101	101	= -3 - 3*j
1011	011	101	= 3 - 3*j
403 1100	111	011	= -1 + 3*j
1101	101	111	= -3 - j
1110	001	101	= 1 - 3*j
1111	011	001	= 3 + j

FIG. 19

INFORMATION
VECTOR [B]
FOR EACH
SYMBOL

ORTHOGONAL
CODE MATRIX

$$\begin{array}{c} 483 \\ 481 \end{array} \begin{bmatrix} 0 & 1 & 1 & 0 \\ 1 & 1 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ \vdots & & & \end{bmatrix} \times \begin{bmatrix} C_{1,1} & C_{1,2} & \cdots & C_{1,144} \\ C_{2,1} & C_{2,2} & \cdots & C_{2,144} \\ \vdots & \vdots & & \vdots \end{bmatrix}$$

FIG. 20A

REAL
PART OF
INFO
VECTOR
[b] FOR
FIRST
SYMBOL

REAL
PART OF
RESULT
VECTOR

$$405 \begin{bmatrix} +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \cdot \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} = \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix} 407 \quad 409$$

$\begin{bmatrix} b_{\text{REAL}} \end{bmatrix} \times \begin{bmatrix} \text{CODE MATRIX} \end{bmatrix} = \begin{bmatrix} R_{\text{REAL}} \end{bmatrix} = \text{"CHIPS OUT" ARRAY-REAL}$

FIG. 20B




FIG. 23






FIG. 24






FIG. 27




FIG. 29







FIG. 30





CU TRANSMITTER

FIG. 32



RU TRANSMITTER
FIG. 33



FIG. 34

GAP ACQUISITION TIMING




FIG. 35




FIG. 36




FIG. 37

FINE TUNING TO
CENTER BARKER CODE




FIG. 38




FIG. 39




FIG. 40




FIG. 41




FIG. 42




FIG. 43





FIG. 44



RU RANGING
FIG. 45






FIG. 46



CU RANGING AND CONTENTION RESOLUTION

FIG. 47



CONTENTION RESOLUTION - RU
USING BINARY STACK

FIG. 48




FIG. 49




FIG. 50

FIG. 50 is a block diagram of a DF-FFE equalizer system. The system includes an input 923, an FFE EQUALIZER 921, a summing junction 925, a DFE EQUALIZER 929, and a feedback path 927. The output of the FFE EQUALIZER 921 is 933, and the output of the DFE EQUALIZER 929 is 931.





FIG. 51



STATE MACHINE

FIG. 52

PRECHANNEL EQUALIZATION
TRAINING ALGORITHM




FIG. 53A

UPSTREAM
EQUALIZATION

FROM FIG. 53A

CU SENDS MESSAGE TO RU TELLING IT TO SEND EQUALIZATION DATA TO CU USING ALL 8 OF THE FIRST 8 ORTHOGONAL CYCLIC CODES AND BPSK MODULATION.

RU SENDS SAME TRAINING DATA TO CU ON 8 DIFFERENT CHANNELS SPREAD BY EACH OF FIRST 8 ORTHOGONAL CYCLIC CODES.

CU RECEIVER RECEIVES DATA, AND FFE 765, DFE 820 AND LMS 830 PERFORM ONE ITERATION OF TAP WEIGHT(COEFFICIENT) ADJUSTMENTS.

TAP WEIGHT (COEFFICIENT) ADJUSTMENTS CONTINUE UNTIL CONVERGENCE WHEN ERROR SIGNALS DROP OFF TO NEAR ZERO.

AFTER CONVERGENCE DURING TRAINING INTERVAL, CU SENDS FINAL FFE AND DFE COEFFICIENTS TO RU.

CONVOLVES FINAL SE CIRCUIT FFE & DFE COEFFICIENTS IN CU WITH OLD PRECODE FFE/DFE FILTER COEFFICIENTS IN RU TRANSMITTER AND LOAD NEWLY CALCULATED COEFFICIENTS INTO RU TRANSMITTER PRECODE FILTER

CU SETS COEFFICIENTS OF FFE 765 AND DFE 820 TO TRANSPARENCY VALUES FOR RECEPTION OF UPSTREAM PAYLOAD DATA.

TO FIG. 53C

FIG. 53B

DOWNSTREAM
EQUALIZATION

FROM FIG. 53B




FIG. 53C





FIG. 54



SIMPLE CD SPREAD SPECTRUM RECEIVER

FIG. 55





FIG. 56

SIMPLE RU SPREAD SPECTRUM TRANSMITTER



SYNCHRONOUS TDMA SYSTEM

FIG. 57

OFFSET (CHIPS)	1B ASIC		2A ASIC	
	RGSRH	RGSRL	RGSRH	RGSRL
0	0x0000	0x8000	0x0001	0x0000
1/2	0x0000	0xC000	0x0001	0x8000
1	0x0000	0x4000	0x0000	0x8000
-1	0x0001	0x0000	0x0002	0x0000

FIG. 58

TRAINING ALGORITHM

SE FUNCTION






FIG. 59

INITIAL 2-STEP TRAINING ALGORITHM



2-STEP INITIAL EQUALIZATION TRAINING

FIG. 60



PERIODIC 2-STEP TRAINING ALGORITHM





FIG. 62

RACM CORRECTION




NOTE: $THRLD_{AMP} = TBD$

$THRLD_{PHASE} = TBD$

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63


EQ CONVERGENCE CHECK



NOTE: $\text{THRLD}_{\text{CONVERGE}} = 10^{-5}$

FIG. 64

POWER ALIGNMENT FLOW CHART



NOTE: TH = 600H

N = 12

FIG. 65





FIG. 66



TOTAL TURN AROUND (TTA) IN FRAMES = OFFSET

FIG. 67





FIG. 68



CONTROL MESSAGE (DOWNSTREAM) AND FUNCTION (UPSTREAM)
PROPAGATION IN A 3 FRAMES TTA CHANNEL

FIG. 69





FIG. 70



OVERALL VIEW OF THE CU SENSING WINDOWS
IN A "BOUNDLESS RANGING" ALGORITHM

FIG. 71

CHIP\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1		0
2	1	0	0	1	1	1	1	...	
3	0	0	0	1	1	1			
4	0	0	0	1	0	0	0	...	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	...	

FIG. 72